Computational Science Technical Note CSTN-181

CSTN Home

Empirical Measurement of Instruction Level Parallelism for Four Generations of ARM CPUs

M. J. Johnson and K. A. Hawick

Archived: 2013

Abstract

The ARM processor is the most popular embedded CPU of all time. It is estimated that abound 20 billion ARM cores have been sold and it is used in the majority of mobile devices. The ARM processor was designed in the mid 1980s and was one of the first RISC CPUs available. It has a clean instruction set architecture and was designed for low power. ARM CPUs are made under license and some manufacturers modify the design so there are many variations of ARM cores.

Keywords: ARM; CPU; RISC; core; instruction level parallelism.

Full Document Text: Not yet available.

Citation Information: BiBTeX database for CSTN Notes.

BiBTeX reference:

@INPROCEEDINGS{CSTN-181,
        author = {M. J. Johnson and K. A. Hawick},
        title = {Empirical Measurement of Instruction Level Parallelism for Four Generations
                of ARM CPUs},
        booktitle = {Proc. 2013 Int. Workshop on Programming Models and Applications for
                Multicores and Manycores(PMAM 2013)},
        year = {2013},
        address = {Shenzhen, China},
        month = {23-27 February},
        note = {in conjunction with PPoPP 2013},
        institution = {Computer Science, Massey University},
        keywords = {ARM; CPU; RISC; core; instruction level parallelism.},
        owner = {kahawick},
        timestamp = {2012.12.01}
}


[ CSTN Index | CSTN BiBTeX ]